## WHAT IS CLAIMED IS:

1. A process for sampling the signal delivered by an active pixel of an image sensor comprising a phase of storage of the signal in a pair of sampling capacitors comprising two successive respective effective electrical links of the two sampling capacitors with a follower transistor tracking the pixel in the course of the two respective sampling pulses corresponding respectively to two successive different levels of pixel voltage that are applied to a gate of the follower transistor, wherein the process for the storage phase comprises for each sampling capacitor:

applying to this sampling capacitor a voltage equal to the corresponding pixel voltage minus the gate-source voltage of the follower transistor biased with a predetermined constant bias current for a first predetermined duration so as to obtain for the said sampling capacitor a final state of stable charge;

interrupting the bias current; and
ending the sampling pulse on completion of a second predetermined duration after the said interruption of the current.

2. The process according to Claim 1, wherein the second duration is chosen in such a way as to obtain at the end of the said sampling pulse, a residual current flowing through the follower transistor less than a predetermined threshold corresponding to a predetermined threshold level of the noise of the follower transistor.

- 1 3. The process according to Claim 2, wherein the predetermined threshold level for the noise of the follower transistor lies between approximately 50 and 100 microvolts.
- 1 4. The process according to Claim 1, wherein the first duration is a fraction of the duration of the said sampling pulse, the bias current then being greater than a predetermined threshold.
- 5. The process according to Claim 4, wherein the duration of the sampling pulse is of the order of one microsecond, the first duration is of the order of 100 nanoseconds, and the bias current is of the order of 10 microamperes.
- 1 6. The process according to Claim 1, wherein each sampling capacitor is precharged 2 to a predetermined initial value before each sampling pulse.

1	7. An image sensor, comprising:
2	a matrix of active pixels;
3	means for processing information delivered by the matrix of active pixels, the
4	processing means comprising:
5	a pair of sampling capacitors per column of the matrix that are able to be
6	respectively linked electrically to a follower transistor tracking each pixel of the column in the
7	course of two respective sampling pulses corresponding respectively to two successive different
8	levels of pixel voltage that are applied to a gate of the follower transistor;
9	a current source connected to each column of the matrix, and able to
10	deliver on command to the column a predetermined constant bias current; and
11	control means operable for each sampling capacitor and in the course of
12	the corresponding sampling pulse to:
13	energize the column with the bias current for a first predetermined
14	duration so as to obtain for the said sampling capacitor a final state of stable charge;
15	interrupt the energizing of the column by the bias current; and
16	end the sampling pulse on completion of a second predetermined
17	duration after the interruption of the current.

## CUSTOMER NO. 23932

1

2

3

4

1

2

3

- 8. The sensor according to Claim 7, wherein the second duration is chosen in such a way as to obtain at the end of the sampling pulse, a residual current flowing through the follower transistor less than a predetermined threshold corresponding to a predetermined threshold level of the noise of the follower transistor.
- 1 9. The sensor according to Claim 8, wherein the predetermined threshold level for the noise of the follower transistor lies between approximately 50 and 100 microvolts.
  - 10. The sensor according to Claim 7, wherein the first duration is a fraction of the duration of the sampling pulse, the bias current then being greater than a predetermined threshold.
- 1 11. The sensor according to Claim 10, wherein the duration of the sampling pulse is 2 of the order of one microsecond, the first duration is of the order of 100 nanoseconds, and the 3 bias current is of the order of 10 microamperes.
- 1 12. The sensor according to Claim 7, wherein the current source is connected to the 2 said column by an interrupter controllable by the control means.
- 1 13. The sensor according to Claim 7, wherein the processing means comprise 2 precharging means able to precharge each sampling capacitor to a predetermined initial value 3 before each sampling pulse.

- 1 14. The sensor according to Claim 13, wherein each sampling capacitor possesses a
- 2 terminal linked to ground, and the precharging means comprise two additional controllable
- 3 interrupters able to link respectively the other two terminals of the two sampling capacitors to
- 4 ground.

1	15. A circuit, comprising:		
2	a pixel sensor;		
3	a transistor coupling the pixel sensor to a bit line;		
4	a first sampling capacitor selectively coupled to the bit line;		
5	a second sampling capacitor selectively coupled to the bit line;		
6	a bias current generator selectively coupled to the bit line;		
7	a control circuit operable to selectively couple the bit line to the first sampling		
8	capacitor during a first sample period and selectively couple the bit line to the second sampling		
9	capacitor during a second sample period, the control circuit further operable, during each of the		
10	first and second sample periods, to selectively couple the bias current generator to the bit line to		
11	bias the transistor into a follower configuration.		
1	16. The circuit of claim 15 wherein the control circuit selectively couples the bias		
2	current generator to the bit line at a beginning of each of the first and second sample periods.		
1	17. The circuit of claim 16 wherein the control circuit de-couples the selectively		
2	coupled bias current generator from the bit line before an end of each of the first and second		
3	sample periods.		
1	18. The circuit of claim 17, wherein each first and second sampling period is of the		
2	order of one microsecond, and a duration of the selective coupling of the bias current generator is		
3	of the order of 100 nanoseconds.		

## CUSTOMER NO. 23932

1	19.	A method for capacitively sampling a pixel sensor coupled to a bit line through a			
2	transistor, comprising:				
3		initiating a sample period by applying a bias current to the bit line and coupling			
4	the bit line to	a sensing capacitor;			
5		after a first time period, terminating application of the bias current; and			
6		after a subsequent second time period decoupling the sensing capacitor from the			
7	bit line to terr	minate the sample period.			
1	20.	The method of claim 19 wherein the bias current biases the transistor into a			
2	follower conf	iguration.			
1	21.	The method of claim 19 wherein a length of the first time period is chosen to			
2	allow the sens	sing capacitor to reach a substantially stable charge state.			
1	22.	The method of claim 21 wherein the length of the first time period is			
2	approximately	y 100 nanoseconds.			
	22				
I	23.	The method of claim 19 wherein the bias current has a value on the order of 10			
2	micro-ampere	es.			
1	24.	The method of claim 19 wherein the sample period has a length on the order of			
<u>,</u>		• •			
2	about one microsecond.				

## PATENT APPLICATION Docket #61170-30USPX

1	25.	The method of claim 19 further comprising:	
2		performing the initiating, terminating and decoupling operations to measure an	
3	initial pixel voltage; and		
4		repeating the initiating, terminating and decoupling operations to measure a final	
5	pixel voltage.		

1	26.	A circuit, comprising:		
2		a pixel sensor;		
3		a transistor coupling the pixel sensor to a bit line;		
4		a sampling capacitor selectively coupled to the bit line;		
5		a bias current generator selectively coupled to the bit line;		
6		a control circuit operable to selectively couple the bit line to the sampling		
7	capacitor during a sample period, the control circuit further operable to selectively couple the			
8	bias current generator during the sample period to the bit line to bias the transistor into a follower			
9	configuration			
1	27.	The circuit of claim 26 wherein the control circuit selectively couples the bias		
2	current genera	ator to the bit line at a beginning of the sample period.		
1	28.	The circuit of claim 27 wherein the control circuit de-couples the selectively		
2	coupled bias	current generator from the bit line before an end of the sample period.		
1	29.	The circuit of claim 28, wherein the sampling period is of the order of one		
2	microsecond,	and a duration of the selective coupling of the bias current generator is of the order		
3	of 100 nanose	econds		